Engineering College Events

Event Type

College Name

Department

Event Name

Event Date

Registration

Boucher

IC

Francis Xavier Engineering College

CSE, EEE, IT, ECE

ICICV 2021

04/02/2021

Click here

Click here

STTP

Vidya Jyothi Institute of Technology

CSE, ECE, ETE

Recent Emerging Trends in Wireless Communication using IoT 2020

7-12/12/2020

Click here

Click here

IC

The Gandhigram Rural Institute

CSE

ICMMCIT 2021

10/02/2021

Click here

Click here

Workshop

PSG Institute of Technology and Applied Research

CSE ECE IT EEE Mechanical Civil Energy Metallurgy Industrial Physics Aeronautical Aerospace Material Automobile Design PolyTechnic

3D Printing and Topology Optimization 2020

04/12/2020

Click here

Click here

FDP

St Josephs Institute of Technology

CSE ECE IT EEE Mechanical

Aspects and Machine Learning Applications in Smart Grid 2020

14/12/2020

Click here

Click here

View All

 

Training Programme on FPGA Based System Design using Intel FPGA (For Beginners) at VIT


College NameVellore Institute of Technology, Vellore

About College: VIT was established with the aim of providing quality higher education on par with international standards. It persistently seeks and adopts innovative methods to improve the quality of higher education on a consistent basis.The campus has a cosmopolitan atmosphere with students from all corners of the globe. Experienced and learned teachers are strongly encouraged to nurture the students. The global standards set at VIT in the field of teaching and research spur us on in our relentless pursuit of excellence. In fact, it has become a way of life for us.

Event Name: Training Programme on FPGA Based System Design using Intel FPGA (For Beginners)

Event Date : 25th August 2018

Organized by: School of Electronics Engineering Department of Micro and Nano Electronics, VIT, Vellore

Course Content :
    Morning Session (9:30 a.m. -1:00 p.m)
    • Introduction to Intel FPGA
    • Modeling of Sequential Circuits using Verilog HDL
    • Modeling FSM based design using Verilog HDL
    Afternoon Session: (2:00 p.m. -5:00 p.m.)
    • Hands on training on Intel Quartus II FPGA Design Flow
    • Implementation of Sequential Circuits using Intel Cyclone IV FPGA
    • Implementation of FSM based design using Intel Cyclone IV FPGA
    Interactive Session & Contest (5pm – 6pm) Exciting prize for the winners

    Online Registration: Clickhere

    Registration Fees:
    • VIT Student: Rs. 600/-
    Registration based on first come first served basis. (Limited to 50 Registrations)

    Important Dates: 
    • Last date for receipt of application: 23/08/2018
    Venue:
    Vellore Institute of Technology, 
    Vellore
    Tamil Nadu

    Contact Details:
    Mr.V.Karthikeyan
    Contact No.: 9894972399

    Event Website: Clickhere 

    College Website: www.vit.ac.in

    To Know A Fest in Facebook,Clickhere